Hi All,
Merry christmas to all!!
Here is my problem.. I am trying to generate a 3-bit CRC with the polynomial x^3 + x +1. I am trying to do it in FPGA.
I am not allowed to use a loop within a timed structure and cannot use remainder function in FPGA. Hence can any one tell me how can I go with this??
Thanks,
Yogesh