Does not compile on LV 2013, but works fine on LV 2012 SP1

I have an FPGA VI that compiles without issue with LV 2012 SP1, but does not work with LV 2013 and Xilinx Tools version 14.4. Why is this happening? I have attached the compiler log file.